I. INTRODUCTION
Metal-Insulator-Metal (MIM) capacitors are widely used for in integrated circuit applications, such as analogto-digital (A/D) converters, digital-to-analog (D/A) converters, and resonators, due to their low parasitic capacitance, and low series resistance [1, 2] . Recently, the MIM capacitors have generated great attention in silicon integrated circuit (IC) applications as passive components, because the total area of passive devices, capacitors in particular, usually consumes a large portion of the whole chip size. Therefore, MIM capacitors with a high capacitance density have been required in order to increase the circuit density and reduce the system cost [3] . Silicon dioxide (SiO 2 , ~3.9) and silicon nitride (Si 3 N 4 , ~7) are commonly used as insulator materials in conventional MIM capacitors. Although these conventional dielectric materials have good voltage linearity and low temperature coefficients, their capacitance density has been limited, owing to their low dielectric constant. Achieving high capacitance density by reducing the thickness of conventional dielectric materials, silicon dioxide (SiO 2 ) and silicon nitride (Si 3 N 4 ), has led to high leakage current and reliability issues [4] . Therefore, the use of high-k dielectric materials, such as HfO 2 (~25), Al 2 O 3 (~9), ZrO 2 (~20), Ta 2 O 5 (~25), and TiO 2 (~80), is necessary to increase the capacitance density and reduce the leakage current. Due to outstanding properties, such as high capacitance density, good thermal stability, and high band gap, hafnium-oxide based MIM capacitors are widely used for next generation capacitors [5] . However, MIM capacitor with single high-k dielectric shows high leakage current. In the last few years, laminate or sandwiched structures of MIM capacitor by adding Al 2 O 3 or SiO 2 layers have been studied to reduce the leakage current. However, it is known that MIM capacitors with high-k dielectric have many defects in the metal-insulator interface, which implies that the injected charges in the interface of high-k dielectric induce greater change of capacitor characteristics than those in the interface of conventional dielectric materials do [6] . These cause a large dependence of capacitance performance on applied voltage and temperature. Also, it is shown that performance of MIM capacitors degrades by electrical stress [7] . Dielectric relaxation (DR) is one of the related phenomena, due to the trapping and de-trapping mechanism in the high-k dielectric [8] . DR can degrade the performance, like analogue and digital converters (ADC) and voltage controlled oscillators (VCO) linearity [9] . However, there has been little study of electric stress associated with DR.
In this paper, reliability and dielectric relaxation of MIM capacitors, in particular, of advanced capacitors with Al 2 O 3 -HfO 2 -Al2O 3 (AHA) and SiO 2 -HfO 2 -SiO 2 (SHS) sandwiched structure are analyzed under constant voltage stress (CVS). A conventional MIM capacitor with Si 3 N 4 was also fabricated using PE-CVD method for comparison. An Al-Cu layer was used as the bottom electrode and a TiN layer was used as the top electrode.
II. EXPERIMENT
CVS is applied using an Agilent 4156C semiconductor parameter analyzer. The DR characteristic was evaluated using the measurement system shown in Fig. 2(a) . Fig.  2(b) shows the clock signals applied to switches for measurement of dielectric relazation. In the charge period, switch 1 is closed and switch 2 is opened. During the discharge period, switch 1 is opened and switch 2 is closed, vice versa. Finally, in the measurement period, switch 1 and switch 2 are opened.
III. RESULT AND DISCUSSION
DR is a carrier absorption/relaxation phenomenon between the electrodes and the interface of dielectric. There are two methods to measure DR characteristic in the time domain. One is the "recovery voltage" technique [10] and the other is the "discharge current" method [11] . For the accurate evaluation of DR characteristic, we used Capacitor is charged for a long time then momentarily shorted the capacitor for a short time. Finally, the capacitor remained floating state and the voltage at the terminals is measured over time.
At a given applied charging voltage, traps in the interface of the dielectric become gradually filled over time. Due to the detrapped charged from these trap sites in the dielectric, the voltage of the capacitor rises slowly after the floating period. Fig. 4 shows the dielectric relaxation level (in ppm), with various dielectric materials of the MIM capacitor. It shows that MIM capacitor with high-k dielectric has a higher DR level than that with a conventional dielectric material, because the high-k dielectrics have more traps in the dielectric than conventional dielectric materials, such as SiO 2, and Si 3 N 4 . Fig. 5 shows the increase of DR value after CVS for 2000 sec. We applied the same effective electric field (E eff ) to the MIM capacitors for an accurate comparison of the dielectric relaxation characteristics. We normalized the thickness of the dielectric layer in terms of HfO 2 equivalent as defined below. Therefore, the normalized thicknesses (t eff ) are defined as (1) and (2) 
Then, the effective electric field is defined as (3). . . The applied voltage for CVS of AHA, SHS, and Si 3 N 4 dielectrics were 5V, 7.9V, and 14V, respectively. Fig. 5 indicates that the high-k dielectrics show a great increase of DR than conventional dielectric material. The largest variation of DR occurs in the AHA structure. This is because HfO 2 has the largest prefactor among the various high-k dielectric materials, related to the charge losses in DRAMs and V T -shift in MOSFETs [12] . Figs. 5(a) and (b) show a similar increase in DR value. Fig. 6 shows that the leakage current decreases during CVS for SHS structure. It is caused by the generation of traps and electron trapping in the dielectric. At the initial state under CVS, the reduction of leakage is great, because the generation of traps occurs mainly near the interface of dielectric and the electrode. Figs. 5 and 6 indicate that the charge trapping effect with CVS causes the variation of dielectric relaxation value.
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IV. CONCLUSIONS
In this paper, we analyzed the dielectric relaxation characteristics and reliability of MIM capacitors with 
